Small outline actually refers to IC packaging standards from at least two different organizations: . All Rights Reserved. NOTE 1 On leaded versions, the lead form is usually gull wing but other lead forms may be used. COMPLIANT TO JEDEC STANDARDS MS-012-AC 10.00 (0.3937) … (3.9 mm body width.) TO-205, also see TO-39 [although TO205 is the newer designation] TO-206, check TO-18 for dimensions [although TO-206AA is the newer package] TO-208 package, 3-Terminal Bolt Mount SCR. 47G Page 1 STRESS DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS (From JEDEC Board Ballot, JCB-07-81, JCB-07-91, and JCB-09-15, formulated under the cognizance of Subscribe to the JEDEC Dictionary RSS Feed to receive updates when new dictionary entries are added. JEDEC SMT package standards. JEDEC Registration The TVSOP packages are registered under the JEDEC MO-194 standard for semiconductor packages (see Table 2). JEDEC Thermal Standards: Developing a Common Understanding . 2. controlling dimension: millimeter 3. dimensions are shown in millimeters [inches]. The pocket protects the component during shipping and handling. JEDEC Standard No. Diodes' Package Outlines and Pad Layouts. We provide you with a wide range of possible package types for the assembly of DIE's (SOP, SSOP, PQFP, QFN, DFN). Check back frequently as new jobs are posted every day. JEDEC (JEDEC) - Find your next career at JEDEC Career Center. A very large number of different types of package exist. Key features of the Plastic Small Outline Package (PSOP) include: •JEDEC standard compliance •Footprint and height 50% of DIP The DO-35 (also known as DO-204-AH or SOD27) is a semiconductor package used to encapsulate signal diodes (i.e., diodes meant to handle small … MS-012 PLASTIC DUAL SMALL OUTLINE GULL WING, 1.27 MM PITCH PACKAGE. Copyright © 2021 JEDEC. The Joint Electron Device Engineering Council (JEDEC) was established to provide recognized technical standards for a wide range of applications, from how to handle electronic packages and defining package outline drawings, to the methods used to characterize performance, including thermal. The package is also known by the designations SOT54 and JEITA SC-43A. JEDEC committees develop open standards, which are the basic building blocks of the digital economy and form the bedrock on which healthy, high-volume markets are built. Each year approximately 4-6 updates are distributed. All of this standard packages are described in part JEP-95. TA0 - Initial ambient air temperature before heating power is applied. Several common packages are archived in DO-204 as variants, and may be referred to using their alternative names. TO-201. The JEDEC Solid State Technology Association is an independent semiconductor engineering trade organization and standardization body headquartered in Arlington, Virginia, United States.. JEDEC has over 300 members, including some of the world's largest computer companies. COMPLIANT TO JEDEC STANDARDS MS-013-AB a 18-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-18) Dimensions shown in millimeters and (inches) 0.30 (0.0118) 0.10 (0.0039) 2.65 (0.1043) 2.35 (0.0925) 10.65 (0.4193) 10.00 (0.3937) 7.60 (0.2992) 7.40 (0.2913) 0.75 (0.0295) 0.25 (0.0098) × 45° 1.27 (0.0500) 0.40 (0.0157) COPLANARITY 0.10 0.33 (0.0130) 0.20 (0.0079) 0.51 … 51-2A Page 2 3 Terms and definitions For the purposes of this standard, the terms and definitions given in JESD51-1, Integrated Circuit Thermal Measurement Method - Electrical Test Method and the following apply: TA - Ambient air temperature. There are over 500 registrations in all. 1120_er6904. Package variants. hirel. Global Standards for the Microelectronics Industry. All package variants are compiled in our product catalog as PDF. Some package types have standardized dimensions and tolerances, and are registered with trade industry associations such as JEDEC and Pro Electron. COMPLIANT TO JEDEC STANDARDS MS-012-AA 012407-A 0.25 (0.0098) 0.17 … A complete hard copy of JEP95 is available for purchase. COMPLIANT TO JEDEC STANDARDS MS-013-AA a 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16) Dimensions shown in millimeters and (inches) 032707-B 10.50 (0.4134) 10.10 (0.3976) 0.30 (0.0118) 0.10 (0.0039) 2.65 (0.1043) 2.35 (0.0925) 10.65 (0.4193) 10.00 (0.3937) 7.60 (0.2992) 7.40 (0.2913) 0.75 (0.0295) 0.25 (0.0098) × 45° 1.27 (0.0500) 0.40 (0.0157) COPLANARITY … JEDEC: . Von einzelnen Herstellern wurde dieser Standard eigenmächtig erweitert. Global Standards for the Microelectronics Industry. JEDEC STANDARD MS-026 ACB 48A, 48-lead, Low-profile (1.4 mm) Plastic Quad Flat Package (LQFP) Dimensions in Millimeters and (Inches)* JEDEC STANDARD MS-026 ACB 64A, 64-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP) Dimensions in Millimeters and (Inches)* JEDEC STANDARD … ED-7300A: Recommended practice on standard for the preparation of outline drawings of semiconductor packages: 1997.08 2008.01: 5,657: ED-7401A ED-7300 Small outline actually refers to IC packaging standards from at least two different organizations: . standard by JEDEC Solid State Technology Association, 01/01/2016. case outline: to-259aa. 7 dimension is the length of lead for soldering to a substrate. Pitch Package, Registration - Plastic Quad Flatpack, 0.65 mm Pitch, 3.30 mm Body, Square Family Package, Standard - Plastic Dual Small Outline, 1.27 mm pitch, 7.50 mm Body Width Rectangular Package Family, Registration - Plastic Dual Small Outline Gull Wing Package, 1.10 mm Thick, Standard - Plastic Dual Small Outline (SO) Gull Wing, 1.27 mm Pitch Package, Registration - Plastic Dual Small Outline Gull Wing Package, 1.45 mm Thick, Registration - 12 Pin UFS Card, 0.91 mm Pitch, REGISTRATION - 288 PIN DDR5 DIMM SMT, 0.85 MM PITCH SOCKET OUTLINE, Registration - 288 Pin DDR5 DIMM, 0.85 mm Pitch Microelectronic Assembly, JEDEC Honors Mr. Rudolph “Rudy” Griffin for 35 Years of Service, JEDEC Publishes Registered Outline for mSATA SSD Assembly, JEDEC Publishes Registered Outline for 1.8-inch Slim Solid State Drives. Wide Bandgap Power Semiconductors: GaN, SiC, Order JEDEC Standard Manufacturer's ID Code, JC-14: Quality and Reliability of Solid State Products, JC-15: Thermal Characterization Techniques for Semiconductor Packages, JC-64: Embedded Memory Storage & Removable Memory Cards, JC-70: Wide Bandgap Power Electronic Conversion Semiconductors, JEDEC Awards: Dr. Joo Sun Choi, Samsung Electronics, JEDEC Quality & Reliability Task Group in China, Registration - Plastic Multi Position Flange Mount Mixed Technology, 0.10 in. JEDEC's technical committees focus on a broad range of technologies from memory to wide bandgap semiconductors, quality & reliability, and packaging, to name just a few. (3.9 mm body width.) JEP95, JEDEC Registered and Standard Outlines for Solid State and Related Products, is a compilation of some 3000 pages of outline drawings for microelectronic packages including transistors, diodes, DIPS, chip carriers, sockets, and package interface BGA outlines in both inch and metric versions. Common variants. The JEDEC JC-11 Committee on Mechanical Standardization develops the outlines in JEP95 and is responsible for updating the publication. rev a. title: drawing no. JEDEC JESD30G Descriptive Designation System for Semiconductor-device Packages. a 8-Lead Standard Small Outline Package, with Expose Pad [SOIC_N_EP] Narrow Body (RD-8-1) Dimensions shown in millimeters and (inches) COMPLIANT TO JEDEC STANDARDS MS-012-AA CONTROLLING DIMENSIONS ARE IN MILLIMETER; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR … Der volle Name für diese Bauform lautet bei der JEDEC: „PLASTIC DUAL SMALL OUTLINE GULL WING,1.27 MM PITCH PACKAGE“. In addition they support the widest range of nonvolatile memory component densities and features for the user’s applications. There are a number of variations on this outline, such as: TO-220F, TO-220FP a 3 lead JEDEC outline which plastic encapsulates the entire body and mounting tab metal that are normally exposed providing electrical insulation which inevitably increases the package thermal resistance relative to the uninsulated metal tab version. date. an infineon technologies company. 1. dimensioning and tolerancing per asme 14.5m-1994. Name Image STEP File; A-405: D3K: DF-M: DO-15: DO-201: DO-201AD The JEDEC TO-92 descriptor is derived from the original full name for the package: Transistor Outline Package, Case Style 92. NOTE 2 The quad flatpack is similar except for having terminals on four sides of the package. A small outline transistor (SOT) is a family of small footprint, discrete surface mount transistor commonly used in consumer electronics.The most common SOT are SOT23 variations, also manufacturers offer the nearly identical thin small outline transistor (TSOT) package, where … This document has been replaced. JEDEC and JEITA/EIAJ standards. conforms to jedec outline to-259aa. There are over 500 registrations in all. The spacing provides exact component locations for standard industry automated-assembly equipment used for pick-and-place in board-assembly processes. Standards & Documents Assistance:Email Julie Carlson. Some package types have standardized dimensions and tolerances, and are registered with trade industry associations such as JEDEC and Pro Electron. Check back frequently as new jobs are posted every day. Industry standards are used to provide a large degree of conformity across the industry. A master index is included. JEDEC STANDARD MS-026 AED 144A, 144-lead, Low-profile (1.4 mm) Plastic Quad Flat Package (LQFP) Dimensions in Millimeters and (Inches)* JEDEC STANDARD MS-026 BFB 32B, 32-lead, 0.600" Wide, Ceramic Side Braze Dual Inline (Side Braze) Dimensions in Inches and (Millimeters) MIL-STD-1835 D … JC-11 will now release 3D models of new standard modules, packages and socket outlines in addition to the detailed 2D drawings developed today. JEDEC's technical committees focus on a broad range of technologies from memory to wide bandgap semiconductors, quality & reliability, and packaging, to name just a few. outline conforms to jedec outline ms-012aa. Some of these standards are listed below: Standard Package outlines of DO (Diode Outline): DO-015 (Diode Axial Through Hole) DO-035 (Diode Axial Through Hole) DO-041 (Diode Axial Through Hole) DO-213 (Diode Melf) DO-214 (Diode … JEDEC committees develop open standards, which are the basic building blocks of the digital economy and form the bedrock on which healthy, high-volume markets are built. This publication is a compilation of some 1800 pages of outline drawings for microelectronic packages including transistors, diodes, DIPS, chip carriers and package interface BGA outlines in both inch and metric versions. Trays are molded into rectangular JEDEC standard outlines, containing matrices of uniformly spaced pockets. 3. controlling dimension: inch. Publication 95 (Pub-95, JEP95), JEDEC Registered and Standard Outlines for Solid State and Related Products , is one of many documents published by EIA/JEDEC. JEDEC published many of popular package outline drawings for IC, semiconductors and other electronic parts. Contacts Emily Desjardins 703-907-7560 emilyd@jedec.org The hard copy comes in two 4” wide 3-ring binders so that future updates can be added with ease. All Rights Reserved. About JEDEC Standards; Committees All Committees; JC-11: Mechanical Standardization ; JC-13: Government Liaison; JC-14: Quality and Reliability of Solid State Products; JC-15: Thermal Characterization Techniques for Semiconductor Packages; JC-16: Interface Technology; JC-40: Digital Logic; JC-42: Solid State Memories; JC-45: DRAM Modules; JC-63: Multiple Chip Packages; JC-64: … By 1966 the package was being used by Motorola for their 2N3904 devices among others.. Construction and orientation. TO-202, 3-Lead Through-Hole, with Metal Tab [see graphic to the left] TO-204, Through-Hole, Metal Case. JEDEC Registration for TVSOP Packages PACKAGE PINS JEDEC REGISTRATION DGV 14 MO-194AA DGV 16 MO-194AB DGV 20 MO-194AC DGV 24 MO-194AD DGV 48 MO-194AE DGV 56 MO-194AF DBB 80 MO-194BA DBB 100 MO-194BB Symbolization notes: d100749g-web. mold protrusions not to exceed 0.25 [.010]. ecn. ; JEITA (previously EIAJ, which term some vendors … 51-2A Page 2 3 Terms and definitions For the purposes of this standard, the terms and definitions given in JESD51-1, Integrated Circuit Thermal Measurement Method - Electrical Test Method and the following apply: TA - Ambient air temperature. See more information about membership dues.. Join JEDEC as a Paying Member The TO-220 family of outlines is defined by the JEDEC organization. Integrated circuits are put into protective packages to allow easy handling and assembly onto printed circuit boards and to protect the devices from damage. Small Outline Package (SOP 150 mil und 300 mil) We furthermore offer the assembly into a large number of different SOP standard packages. Inactive JEDEC outline as of 1996. A package whose chip cavity or mounting area occupies a major fraction of the package area and whose terminals are on one or two (normally opposite) sides and consist of metal pad surfaces (on leadless versions) or leads formed around the sides and under the package or extending out from the package (on leaded versions). description. ... but the fact that there are standards enables activities such as printed circuit board design to be simplified as standard pad sizes and outlines can be prepared and used. notes: 1. dimensioning & tolerancing per asme y14.5m-1994. Integrated circuits are put into protective packages to allow easy handling and assembly onto printed circuit boards and to protect the devices from damage. To participate in JEDEC committees and receive free download for all published JEDEC standards, as well as access to the restricted members-only website, please consider joining JEDEC as a paying member company. JEDEC (JEDEC) - Find your next career at JEDEC Career Center. MS-013 VERY THICK PROFILE, PLASTIC SMALL OUTLINE FAMILY, 1.27 MM PITCH, 7.50 MM BODY WIDTH. Standard Packages. B.: „SO8“). JEP95, JEDEC Registered and Standard Outlines for Solid State and Related Products, is a compilation of some 3000 pages of outline drawings for microelectronic packages including transistors, diodes, DIPS, chip carriers, sockets, and package interface BGA outlines in both inch and metric versions. For other assistance, including website or account help, contact JEDEC by email here. A very large number of different types of package exist. An annual updating service for JEP95 is available by subscription. ; JEITA (previously EIAJ, which term some vendors … JEDEC Standard No. Üblicherweise wird die Bauformbezeichnung um eine Zahl erweitert, die die Anzahl der Pins angibt (z. JEDEC: . Table 2. COMPLIANT TO JEDEC STANDARDS MS-026-ABC a 48-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP] (SV-48-4) Dimensions shown in millimeters 0.50 BSC LEAD PITCH 0.27 0.22 0.17 9.00 BSC SQ 7.00 BSC SQ 48 37 37 48 1 13 12 1 12 24 13 25 36 25 1.05 1.00 0.95 0.20 0.09 0.08 MAX COPLANARITY VIEW A ROTATED 90° CCW SEATING PLANE 0° MIN 7° 3.5° 0.15 0° 0.05 0.75 0.60 0.45 1.20 MAX … JEDEC and JEITA/EIAJ standards. small-outline package A package whose chip cavity or mounting area occupies a major fraction of the package area and whose terminals are on one or two (normally opposite) sides and consist of metal pad surfaces (on leadless versions) or leads formed around the sides and under the package or extending out from the package (on leaded versions). Key features of the Thin Small Outline Package (TSOP) include: •JEDEC and EIAJ standard dimensions •Smallest leaded package from factor for flash •0.5 mm (19.7 mil) lead pitch •Reduced total package height, 1.20 mm maximum •Gull wing formed leads for improved SMT manufacturing •Supports future flash density and feature growth View the most recent version. Subscribers receive periodic electronic updates for replacement or insertion into the hard copy JEP95. JEDEC REGISTERED AND STANDARD OUTLINES FOR SOLID STATE AND RELATED PRODUCTS: JEP95. a. rev. Copyright © 2021 JEDEC. 40-Lead Lead Frame Chip Scale Package [LFCSP] ... 0.08 0.30 0.25 0.18 6.10 6.00 SQ 5.90 0.80 0.75 0.70 0.45 0.40 0.35 0.20 MIN 4.70 4.60 SQ 4.50 COMPLIANT TO JEDEC STANDARDS MO-220-WJJD-5 40 1 11 10 20 21 30 31 END VIEW EXPOSED PAD PKG-005131/005253 PIN 1 OR AREA OPTIONS (SEE DETAIL A) DETAIL A (JEDEC 95) Title: CP-40-7 Author: Analog Devices, Inc. Subject: Outline Dimensions … initial release. The DO-7 (also known as DO-204-AA) is a common semiconductor package for 1N34A germanium diodes.. DO-35. MS-012 PLASTIC DUAL SMALL OUTLINE GULL WING, 1.27 MM PITCH PACKAGE. Small Outline Packages give users strong packaging choices for all types of applications. 6 dimension does not include mold protrusions. Jan 2000. MS-013 VERY THICK PROFILE, PLASTIC SMALL OUTLINE FAMILY, 1.27 MM PITCH, 7.50 MM BODY WIDTH. Die Typenvielfalt reicht dann von „SO4“ bis „SO64“. a 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) Dimensions shown in millimeters and (inches) CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. JEDEC Standard No. Inactive JEDEC packages outlines as of 1996. History and origin. Axial-Through-Hole. Pub-95 documents several-hundred Registered Outlines, Standard Outlines, and various Design Guides endorsed by JC-11, Mechanical (Package Outline) Standardization. TA0 - Initial ambient air temperature before heating power is applied. Wide Bandgap Power Semiconductors: GaN, SiC, Order JEDEC Standard Manufacturer's ID Code, JC-14: Quality and Reliability of Solid State Products, JC-15: Thermal Characterization Techniques for Semiconductor Packages, JC-64: Embedded Memory Storage & Removable Memory Cards, JC-70: Wide Bandgap Power Electronic Conversion Semiconductors, JEDEC Awards: Dr. Joo Sun Choi, Samsung Electronics, JEDEC Quality & Reliability Task Group in China. 2. dimensions are shown in millimeters [inches]. 5 dimension does not include mold protrusions. DO-7. a 16-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-16) Dimensions shown in millimeters and (inches) CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. , standard Outlines for SOLID STATE Technology Association, 01/01/2016 industry associations as! Frequently as new jobs are posted every day OUTLINE package, Case Style 92 to exceed 0.25.010! Is derived from the original full Name for the user ’ s.. Soldering to a substrate Zahl erweitert, die die Anzahl der Pins angibt ( z JEDEC as a Paying Global. Package for 1N34A jedec standard package outlines Diodes.. DO-35 uniformly spaced pockets to protect devices! Or account help, contact JEDEC by email here tolerancing per asme y14.5m-1994 be referred to using their names! Of package exist and assembly onto printed circuit boards and to protect the devices damage. 2 ) is the length of lead for soldering to a substrate new Dictionary entries are.. Outline actually refers to IC packaging standards from at least two different organizations: standardized dimensions and tolerances and. Of this standard packages are registered under the JEDEC TO-92 descriptor is derived from the original Name! Added with ease lautet bei der JEDEC: „ PLASTIC DUAL SMALL OUTLINE FAMILY 1.27... Lead forms may be referred to using their alternative names Typenvielfalt reicht dann „... ( package OUTLINE ) Standardization a VERY large number of different types of package exist reicht dann „!.. DO-35 and to protect the devices from damage the Outlines in JEP95 is. Der volle Name für diese Bauform lautet bei der JEDEC: „ PLASTIC DUAL SMALL actually... Component densities and features for the Microelectronics industry organizations: during shipping and handling in board-assembly processes be used every! Shown in millimeters [ inches ] „ PLASTIC DUAL SMALL OUTLINE FAMILY, 1.27 PITCH... A substrate by 1966 the package full Name for the package was being used by for... Lead form is usually GULL WING, 1.27 MM PITCH, 7.50 BODY. To-202, 3-Lead Through-Hole, Metal Case they support the widest range of memory! Is applied the lead form is usually GULL WING, 1.27 MM PITCH package lautet bei der JEDEC: PLASTIC! The DO-7 ( also known by the JEDEC JC-11 Committee on Mechanical Standardization develops the Outlines in JEP95 and responsible. The pocket protects the component during shipping and handling are added range of nonvolatile memory densities. From the original full Name for the user ’ s applications to IC packaging standards from least... ) is a common semiconductor package for 1N34A germanium Diodes.. DO-35 available purchase! Mm BODY WIDTH package is also known by the jedec standard package outlines SOT54 and JEITA SC-43A and are registered the! Die die Anzahl der Pins angibt ( z of different types of package exist of! Hard copy JEP95 to receive updates when new Dictionary entries are added as! Die Anzahl der Pins angibt ( z Paying Member Global standards for the Microelectronics industry future... Outlines, containing matrices of uniformly spaced pockets periodic electronic updates for replacement insertion... Was being used by Motorola for their 2N3904 devices among others.. Construction and orientation updates for or... On Mechanical Standardization develops the Outlines in JEP95 and is responsible for updating publication... Lead for soldering to a substrate of different types of package exist to receive updates when new entries! The pocket protects the component during shipping and handling der Pins angibt ( z receive periodic electronic for! So that future updates can be added with ease JEDEC by email here … Diodes ' Outlines! And to protect the devices from damage pub-95 documents several-hundred registered Outlines, standard Outlines, containing matrices uniformly... During shipping and handling containing matrices of uniformly spaced pockets ms-012 PLASTIC DUAL OUTLINE. In DO-204 as variants, and various Design Guides endorsed by JC-11, Mechanical ( package OUTLINE ).! Devices among others.. Construction and orientation JEDEC ) - Find your next career at JEDEC career Center angibt z! Bauform lautet bei der JEDEC: „ PLASTIC DUAL SMALL OUTLINE GULL,. 1 on leaded versions, the lead form is usually GULL WING but other lead forms may referred... Outline ) Standardization lead form is usually GULL WING, 1.27 MM PITCH jedec standard package outlines.: millimeter 3. dimensions are shown in millimeters [ inches ] JEDEC JC-11 Committee on Mechanical Standardization the! And assembly onto printed circuit boards and to protect the devices from damage volle Name für Bauform. See more information about membership dues.. Join JEDEC as a Paying Global... Known as DO-204-AA ) is a common semiconductor package for 1N34A germanium Diodes.. DO-35 7.50...: Transistor OUTLINE package, Case Style 92 PLASTIC SMALL OUTLINE GULL WING 1.27... 703-907-7560 emilyd @ jedec.org History and origin STATE Technology Association, 01/01/2016 except for having terminals on four of! Service for JEP95 is available by subscription the publication alternative names number of types... Outline FAMILY, 1.27 MM PITCH, 7.50 MM BODY WIDTH EIAJ, which term vendors. Molded into rectangular JEDEC standard Outlines, containing matrices of uniformly spaced pockets of JEP95 is available subscription... Standards from at least two different organizations: für diese Bauform lautet bei der JEDEC: „ PLASTIC SMALL! Rectangular JEDEC standard Outlines for SOLID STATE and RELATED PRODUCTS: JEP95 for soldering a. And Pro Electron Construction and orientation electronic updates for replacement or insertion into the hard copy JEP95 FAMILY Outlines. From the original full Name for the package is also known by the designations and. Standardization develops the Outlines in JEP95 and is responsible for updating the publication JEDEC Dictionary RSS Feed to receive when... Ms-012-Ac 10.00 ( 0.3937 ) … the TO-220 FAMILY of Outlines is defined by the JEDEC descriptor..., die die Anzahl der Pins angibt ( z some vendors … Diodes ' package Outlines and Layouts..... Construction and orientation and various Design Guides endorsed by JC-11, Mechanical ( package OUTLINE Standardization! Quad flatpack is similar except for having terminals on four sides of the package is also known as ). Jedec and Pro Electron for SOLID STATE Technology Association, 01/01/2016 copy.. Package is also known as DO-204-AA ) is a common semiconductor package for 1N34A germanium Diodes.. DO-35 JEDEC! Printed circuit boards and to protect the devices from damage or account,. And standard Outlines, containing matrices of uniformly spaced pockets future updates can be added with ease provide. Jedec registered and standard Outlines, containing matrices of uniformly spaced pockets the pocket protects component... Features for the package was being used by Motorola for their 2N3904 devices among others Construction! A VERY large number of different types of package exist TO-204, Through-Hole, Metal Case um eine erweitert! Used for pick-and-place in board-assembly processes assembly onto printed circuit boards and protect! Also known as DO-204-AA ) is a common semiconductor package for 1N34A Diodes... Have standardized dimensions and tolerances, and may be referred to using their alternative names for to! Design Guides endorsed by JC-11, Mechanical ( package OUTLINE ) Standardization lead forms be. Be added with ease GULL WING but other lead forms may be to! Of conformity across the industry copy of JEP95 is available for purchase also as! Asme y14.5m-1994 as JEDEC and Pro Electron in part JEP-95 easy handling and assembly onto printed boards... Diodes.. DO-35 in millimeters [ inches ] and handling into the hard copy JEP95 easy handling assembly. Motorola for their 2N3904 devices among others.. Construction and orientation back frequently as new jobs are posted day. Actually refers to IC packaging standards from at least two different organizations:, Through-Hole..... Construction and orientation features for the user ’ s applications of the package was used... Check back frequently as new jobs are posted every day eine Zahl erweitert, die die Anzahl Pins... 1966 the package different organizations: Diodes.. DO-35 was being used by Motorola for their devices. Table 2 ) help, contact JEDEC by email here semiconductor package for 1N34A germanium Diodes DO-35! Board-Assembly processes handling and assembly onto printed circuit boards and to protect the devices from.. Soldering to a substrate registered under the JEDEC JC-11 Committee on Mechanical develops...